Reg No.: $\qquad$ Name: $\qquad$

## APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

Fifth Semester B.Tech Degree Regular and Supplementary Examination December 2020

## Course Code: AE363 <br> Course Name: VLSI CIRCUIT DESIGN

Max. Marks: 100
Duration: 3 Hours

## PART A <br> Answer any two full questions, each carries 15 marks.

Marks MOSFET.
b) With the help of neat diagram explain BICMOS technology.

2 a) With neat schematic explain the working of NMOS transistor and derive the current equation in linear and saturation region.
b) Explain ion implantation in IC technology.

3 a) Describe accumulation, depletion and inversion region of formation in MOS device.
b) Explain N-well CMOS IC fabrication with a neat sketch.

PART B
Answer any two full questions, each carries 15 marks.
4 a) Implement the logic function $\mathrm{y}=(\mathrm{AB}+\mathrm{C}(\mathrm{A}+\mathrm{D}))^{\prime}$ using CMOS logic, obtain its stick diagram.
b) Draw the stick diagram of two input NOR gate in CMOS logic.
c) Implement XOR gate using domino logic.

5 a) Discuss the need for design rules. Explain lambda based design rules for CMOS.
b) Explain NMOS inverter using depletion load.

6 a) Derive the pull up to pull down ratio for an NMOS inverter driven by another NMOS inverter.
b) Draw the layout of 3 input NOR gate using NMOS logic.
c) Explain pass transistor and transmission gates logic.

## PART C

Answer any two full questions, each carries 20 marks.
7 a) Explain the latch based clocking.
b) Explain the clocked sequential circuit of JK and SR flipflop.

8 a) Explain the scaling models and scaling factors for device parameters.
b) Explain the dual rail coding used in signal generate completion signal.

9 a) Explain the problem of skew and jitter.
b) Explain arbiters.

